

Firefly Optimization Algorithm based PID controller for synchronous Buck DC-DC Converter

¹ A.B.Prebi, ² Dr.M.Mary Linda
¹ Student, ² Professor, Dept. of EEE,
Ponjesly College of Engineering

Abstract -A novel meta-heuristics algorithm, namely the Firefly Algorithm (FA) is applied to the Proportional Integral Derivative (PID) Controller parameter tuning for Buck converter System. The main goal is to increase the time domain characteristics and reduce the transient response of the converter systems. This paper described in details how to employ Firefly Algorithm to determine the optimal PID controller parameters of an SBC system. The proposed algorithm can improve the dynamic performance of SBC system. In this proposed system an optimal PID controller using firefly algorithm for dual mode control scheme to improve power efficiency is employed. In existing method occur low step performance and high overshoot problems. These problems can be overcome by using optimal PID controller using firefly algorithm. There are three important parameters seen in firefly algorithm that are attractiveness, distance and movement. The proposed approach has superior features including easy implementation, stable convergence characteristic and good computational efficiency. The FA parameters are problem-oriented and specifically chosen to achieve an adequate and accurate decision. It is demonstrated that the FA provides simple, efficient and accurate approach based on PID controller. As a result, a set of optimal PID controller parameters is obtained. Thus, a good closed-loop system performance is achieved. The comparison of both meta-heuristics shows superior performance for FA PID controller, tuning of the considered nonlinear control system than existing controller method.

Index Terms— Firefly Algorithm (FA), Proportional Integral Derivative (PID), Synchronous Buck Converter (SBC).

I. INTRODUCTION

Most commonly electric utilities operate their power systems at full power and very nearer to stability limits. The drawback of such operation is that it can render the entire power system into damage very easily. They will be easily subjected to overvoltage or under voltage conditions. In order to avoid such phenomenon AVR is used. The function of automatic voltage regulator is, it allows the alternator to make enough power to maintain proper voltage level, but not allow the system voltage to rise to a harmful level and to control the reactive power flow. Although there are various possible modern control techniques exist, the Proportional Integral Derivative (PID) type controller is still commonly used for AVR system. PID controllers are used to improve the dynamic response as well as eliminate the steady state error. In this paper a Firefly algorithm is proposed for the practical higher order AVR system with PID controller to investigate the performance of the proposed method. Firefly Algorithm (FA) is one of the nature inspired computing algorithm. It has been found to robust in solving continuous non-linear optimization problems. In the PID controller design, the FFA algorithm is applied to search an optimal PID control parameters.

II. PROPOSED SYSTEM AND ITS OPERATING PRINCIPLE

The proposed block diagram of synchronous buck dc-dc converter using firefly algorithm is given in figure1 (a) and the figure 1(b) presents the block diagram of the proposed control scheme, including a fixed-frequency PWM controller and an LZC. To achieve ZVS while avoiding reverse inductance currents, an external current transformer and a zero-hysteresis comparator must be used when

inductance current levels are less than zero in order to generate signals to turn off the synchronous switch (M_B).




Figure 1(a) Proposed system using firefly Optimization




Figure 1(b) Proposed dual mode system

In other words, in the proposed control scheme, the SBC operating mode can be divided into a DCM and a CCM. The error signal v_{EAO} is generated by comparing the feedback voltage v_{FB} of the error compensation amplifiers with the reference voltage V_{ref} . This signal can be used to determine the duty cycle of the main switch. In addition, v_{ZCD} is mainly supplied by an auxiliary winding for detecting the drain voltage of M_B . Furthermore, the negative-edge of v_{Z2_O} triggers LZC to generate v_{pulse} signals, which turn on M_B and the rest of the PWM controller to implement the valley switching of M_B and ZVS of the main switch M_A . Here, V_{ref1} is close to $V_o/2$.

III. BLOCK DIAGRAM DESCRIPTION

DC/DC buck converter

A Buck converter (step-down converter) is a DC-to-DC power converter which steps down voltage (while stepping up current) from its input (supply) to its output (load). It is a class of switched-mode power supply (SMPS) typically containing at least two semiconductors (a diode and a transistor, although modern buck converters frequently replace the diode with a second transistor used for synchronous rectification) and at least one energy storage element, a capacitor, inductor, or the two in combination. To reduce voltage ripple, filters made of capacitors (sometimes in combination with inductors) are normally added to such a converter's output (load-side filter) and input (supply-side filter). The SBC (synchronous buck converters) can be operated at the boundary between continuous conduction mode (CCM) and discontinuous conduction mode (DCM).




Figure 2 Synchronous buck converter

Firefly PID Controller

Firefly algorithm (FA) for tuning the proportional-integral-derivative (PID) controller parameters in order to achieve a desired transient response. The controller is used to control flow rate and to maintain the desired set point. In time domain, the fitness (objective function) can be formed by different performance specifications such as the integral of time multiplied by absolute error value (ITAE), rise time, settling time, overshoot and steady state error. For an optimization problem, the flashing light is associated with the fitness function in order to obtain efficient optimal solutions.

Firefly algorithm

Firefly algorithm (FA) is population-based algorithm to find the global optima of objective inspired by the flashing behavior of fireflies. Firefly algorithm is based on two important factors: Attractiveness and Distance

Attractiveness:-

An assumption is made that attractiveness of a firefly is calculated according its Brightness which is associated further with the encoded objective function. The form of attractiveness function of a firefly is the following monotonically decreasing function

$$\beta(r) = \beta_0 e^{-\gamma r}$$

Where r is the distance between any two fireflies, β_0 is the attractiveness at r=0 and γ is a fixed light absorption coefficient.

Distance:

The distance between any two fireflies i and j at X_i and X_j respectively is the Cartesian distance as follows:

$$r_{ij} = \sqrt{\sum_{k=1}^d (X_{i,k} - X_{j,k})^2}$$

$X_{i,k}$ is the (k)th component of the spatial co-ordinate X_i of (i) th firefly and d is the number of dimensions.

Movements

The movement of a firefly one is attracted to another more attractive (brighter) firefly j is determined by following equation:

$$X_i = X_i + \beta_0 e^{-\gamma r_{ij}} (X_j - X_i) + \alpha (r \text{ and } -0.5)$$

Second term indicates attraction and third term indicate randomization α with being the randomization parameter. Rand is a random number generator uniformly distribution in [0,1]. For most case in the implementation $\beta_0 = 1$ and $\alpha \in [0,1]$.

Fitness Function:-

To improve the step transient response of an AVR system, the main goal of the proposed

FA-PID controller is to adjust optimally as fast as possible the PID controller parameters by minimization of predetermined fitness function.

In time domain, the fitness (objective function) can be formed by different performance specifications such as the integral of time multiplied by absolute error value (ITAE), rise time, settling time, overshoot and steady state error.

$$F(K) = ITAE ((1 - e^{\theta})(M_p + E_{ss}) + e^{\theta}(T_s - T_r))$$

where $K = [K_P, K_I, K_D]$ is a parameter set of PID controller, is a weighting factor, ITAE, M_p , E_{ss} , T_s and t_r are respectively the integral of time multiplied by absolute-error value, the maximum overshoot, the steady state error, the settling time and the rising time of the performance criteria in the time domain

Performance analysis

In the performance analysis, the efficiency of the proposed approach is compared with the existing method and the comparison is shown as follows.




Figure 3 Efficiency comparison between the novel and conventional scheme

Figure 3 compares the efficiencies of the SBCs utilizing the novel and conventional control

strategies. The blue and red lines represent the proposed control technique and the conventional control technique (with data detailed in Table III), respectively. The green line is the efficiency estimated according to the data in Table III. The yellow line in the plot shows the efficiency of the SBC with the most popular PFM technique. The experimental results confirm that the proposed control strategy can boost the light-load efficiency of SBCs considerably.

Data Flow Diagram




Figure 4 Data flow diagram

IV EXPERIMENTAL RESULTS

To verify the feasibility of the proposed strategy, simulation is carried out. Figure 5 shows the output load voltage, in which peak overshoot value has been reduced. The red line

indicates the existing system and the blue line indicates the proposed system.




Figure 5 Output voltage of SBC

V CONCLUSION

This Paper, proposes a novel tuning method for the PID controller parameters using Firefly algorithm (FA) based voltage regulation of AVR. The fitness function of the proposed FF algorithm is designed according to the required control Characteristics of AVR system. The proposed FA tuning method has better dynamic performance compared with the conventional ZN tuning method and PSO method. The results of the simulating AVR system is proved to be better than the tuning the controller after approximation or by any traditional existing methods. The main goal is to increase the time domain characteristics and reduce the transient response of AVR systems is obtained. This paper described in details how to employ Firefly Algorithm to determine the optimal PID controller parameters of an AVR system. The proposed approach has superior features including easy implementation, stable convergence characteristic and good computational efficiency. The FA parameters are problem-oriented and specifically chosen to achieve an adequate and accurate decision. It is demonstrated that the FA provides simple, efficient and accurate approach based on PID controller. As a result, a set of optimal PID controller parameters is obtained. Thus, a good closed-loop system performance is achieved. The comparison of

both meta-heuristics shows superior performance for FA PID controller tuning of the considered nonlinear control system than existing controller method.

References

Dong Hwa Kim and Jae Hoon Cho, "A Biologically Inspired Intelligent PID controller Tuning for AVR systems, International Journal of Control, Automation, and Systems, Vol.4, No.5, October 2006, pp-624-635.

Astrom K.J, T.Hagglund, "The future of PID Control", *Control Engineering Practice*, April6,2001, pp.1163-1175

Antonio Visioli, "Research Trends for PID Controllers" *ACTA Polytechnica*, Vol.52, No.5, 2012, pp. 144-150.

Astrom K.J, T.Hagglund, "PID Controller: Theory, Design and Tuning", *ISA Research Triangle*, Par, Nc, 1995.

Madasamy G , C.S. Ravichandran, "Optimum PID Parameter Selection By Particle Swarm Optimization in Automatic Voltage Regulator System", *Journal of Theoretical and Applied Information Technology*, Vol.66, No.1, August 2014, pp.17-21.

[Madasamy G , C.S. Ravichandran, "Performance Analysis of PID Tuning Parameters by Using PSO and GA Applied to AVR System", *International Journal of Applied Engineering Research*, Vol.9, No.21, pp.11739-11750.

H.I.Abdul-Ghaffar ,E.A.Ebrahim ,M.Azzam, "Design of PID controller for Power System Stabilization Using Hybrid Particle Swarm-Bacteria Foraging Optimization", *WSEAS Transaction on Power Systems*, Vol.8, Issue.1, January 2013, pp.12-23.

Xin-Shin-She Yang, *Nature –Inspired Optimization Algorithms*, USA, Elsevier, 2014.

J. -J. Chen, P. -N. Shen, and Y. -S. Hwang, "A high efficiency positive buck-boost converter with mode-select circuit and feedforward techniques", *IEEE Trans. Power Electron.*, vol. 28, no. 9, Sep. 2013.

R. Guo, Z. Liang, and A. Q. Huang, "A family of multimodes charge pump based dc-dc converter with high efficiency over wide input and output range", *IEEE Trans. Power Electron.*, vol. 27, no.11. pp. 4788-4798, Nov. 2012.

M. D. Mulligan, B. Broach, and T. H. Lee, "A constant-frequency method for improving light-load efficiency in synchronous buck converters," *IEEE Power Electron Lett.*, vol. 3, no. 1, pp. 24–29, Mar. 2005.

Y. Gao, S. Wang, H. Li, L. Chen, S. Fan, and L. Geng, "A novel zero-current-detector for DCM operation in synchronous converter," in *Proc. IEEE Int. Symp. Ind. Electron.*, May 2012, pp. 99–104.

X. Zhou, M. Donati, L. Amoroso, and F. C. Lee, "Improved light-load efficiency for synchronous

rectifier voltage regulator module," *IEEE Trans. Power Electron.*, vol. 15, pp. 826–834, Sep. 2000. J.-M. Wang, S.-T. Wu, and G.-C. Jane, "A novel control scheme of synchronous buck converter for ZVS in light-load condition,". *IEEE Trans. Power Electron.*, vol. 26, no. 11, pp. 3265–3273, Nov. 2011.

E. Adib and H. Farzanehfard, "Family of zero current zero voltage transition PWM converters," *IET Power Electron.*, vol. 1, no. 2, pp. 214–223, Jun. 2008.

N. Z. Yahaya, K. M. Begam, and M. Awan, "Experimental analysis of a new zero-voltage switching synchronous rectifier buck converter," *IET Power Electron.*, vol. 4, no. 7, pp. 793–798, Aug. 2011.

T. Mizoguchi, T . Ohgai, and T . Ninomiya, "A family of single-switch ZVS-CV D C-to-DC converters," in *Proc. IEEE Power Electron. Spec. Conf.*, 1994, pp. 1392–1398.

B. P. Divakar, K. W. E. Cheng, and D. Sutanto, "Zero-voltage and zero current switching buck-boost converter with low voltage and current stresses," *IET Power Electron.*, vol. 1, no. 3, pp. 297–304, Sep. 2008.

S. Urgun, "Zero-voltage transition-zero-current transition pulse width modulation DC–DC buck converter with zero-voltage switching-zero current switching auxiliary circuit," *IET Power Electron.*, vol. 5, no. 5, pp. 627–634, May 2012

H. L. Cheng and C. W. Lin, "Design and implementation of a high-power factor LED driver with zero-voltage switching-on characteristics," *IEEE Trans. Power Electron.*, vol. 29, no. 9, pp. 4949–4958, Sep. 2014.

R. T . Naayagi, A. J. Forsyth, and R. Shuttleworth, "High power bidirectional DC–DC converter for aerospace application," *IEEE Trans. Power Electron.*, vol. 27, no. 11, pp. 4366–4379, Nov. 2012.

X. Wu, J. Yang, J. Zhang, and H. Xu, "Design consideration of soft switched buck PFC converter with Constant On-Time (COT) control," *IEEE Trans. Power Electron.*, vol. 26, no. 11, pp. 3144–3152, Nov. 2011.

H. Bae, J. Lee, J. Yang, and B. H. Cho, "Digital resistive current (DRC) control for the parallel interleaved DC–DC converters," *IEEE Trans. Power Electron.*, vol. 23, no. 5, pp. 2465–2476, Sep. 2008.

M. Barai, S. Sengupta, and J. Biswas, "Dual-mode multiple-band digital controller for high-frequency DC–DC converter," *IEEE Trans. Power Electron.*, vol. 24, no. 3, pp. 752–766, Mar. 2009.

S. Saggini, D. T revisan, P. Mattavelli, and M. Ghioni, "Synchronous asynchronous digital voltage-mode control for DC–DC converters," *IEEE Trans. Power Electron.*, vol. 22, no. 4, pp. 1261–1268, Jul. 2007.

Y. Panov and M.M. Jovanovic, “ Adaptive off-time control for variable frequency, soft-switched flyback converter at light loads,” *IEEE Trans. Power Electron.*, vol. 17, no. 4, pp. 596–603, Jul. 2002.

L. Huber, B. T. Irving, and M. M. Jovanovic, “Effect of valley switching and switching-frequency limitation on line-current distortions of DCM/CCM boundary boost PFC converters,” *IEEE Trans. Power Electron.*, vol. 24, no. 2, pp. 339–347, Feb. 2009.

Chia-Hsing Li, Yu-Kang Lo, Huang-Jen Chiu and Tung Yen Chen, “ Accurate power-loss estimation for continuous-current -conduction-mode synchronous Buck converters,” in *Proc. Anti-Counterfeiting, Security and Identification (ASID)*, Aug. 2012, pp.24–26.

“ Synchronous buck MOSFET loss calculations with Excel model,” Fairchild semiconductor, Jon Klein, Power Management Applicat. AN-6005, 2014.

I. Pressman, *Switching Power Supply Design*, 2nd ed. ed. New York: McGraw- Hill, 1999.

