Design of Low Power and High Speed 4-Bit Ripple Carry Adder Using area efficient full adder cell in 180nm CMOS Process Technology

Y.Devendar Reddy¹ Associate Professor, S.Madhu² Assistant Professor
Dept. of ECE, Nalla Narasimha Reddy Education Society’s Group of Institutions

Abstract—Adders are basic components of digital design and necessary part of any digital signal Processing (DSP) architecture and microprocessors. In this paper design of a 4-bit ripple carry adder is proposed using a novel 18-transistor CMOS transmission gate full adder cell. The main objective is to reduce area by decreasing the transistor count compared with the ripple carry adder using conventional full adder. The design is implemented using Cadence Virtuoso schematic editor and simulated using Cadence Virtuoso analog design environment at 180nm CMOS process technology. The simulation results of the ripple carry adder using the proposed full adder cell are compared with ripple carry adder using conventional full adder cell in terms of transistor count, delay and power. The number of transistors is reduced from 28 in conventional full adder to 18 in the proposed transmission gate full adder. As a result the proposed 4-bit ripple carry adder with 72 transistors is efficient in terms of area.

Index Terms—Cadence, delay, area efficient, full adder, ripple carry adder, schematic, transmission gate and XOR gate.

I. INTRODUCTION

Most of the VLSI applications, such as digital signal processing, image and video processing and microprocessors, extensively use arithmetic operations. Addition, subtraction, multiplication and multiply and accumulate (MAC) are examples of the most commonly used operations. The 1-bit full-adder cell is the building block of all these modules. Thus, enhancing its performance is critical for enhancing the overall module performance. The most important performance parameters for future VLSI systems are speed and power consumption. In this paper we present a novel 1-bit full adder cell which offers faster operation and consumes less area and power than standard implementations of the full adder cell.

With the popularity of portable systems as well as fast growth of power density in integrated circuits, power dissipation becomes main design objectives equal to high performance of the system. For the VLSI designers, designing power efficient adders for digital system has become main goal. Generally ripple carry adders are used among all types of adders because of its compact design but it is the slowest adder.

Several ripple carry adders have been proposed using different full adder cells targeting on design accents such as power, delay and area. Among those designs with less transistor count using transmission gate logic have been widely used to reduce area. The proposed ripple carry adder is implemented using Cadence EDA tool [2]. The tool provides sophisticated features such as Cadence Virtuoso Schematic Editor which provides sophisticated capabilities which speed and ease the design.
performance of the design and Cadence Virtuoso Layout Suite that speeds up the physical layout of the design.

In this paper, we propose a design of ripple carry adder using full adder cell with 18 transistors. The paper is organized as follows: in section II, previous work is reviewed. Subsequently, in section III, the proposed design of ripple carry adder is presented. In section IV, the schematic and layout of the adders are presented. In section V, the simulation results are given and discussed. The comparison and evaluation for proposed and conventional designs are carried out. Finally a conclusion will be made in the last section.

II. EXISTING SYSTEM

Adding two single-bit binary values with the inclusion of a carry input produces two outputs, a sum and a carry; this circuit is called a full adder. The relation between the inputs A, B, Cin and the outputs Sum and Cout are expressed as:

\[
\text{Sum} = A \cdot B \cdot \overline{C} \\
\text{Cout} = A \cdot B + B \cdot C + \overline{A} \cdot C
\]

The truth table of full adder is shown below.

<table>
<thead>
<tr>
<th>Inputs</th>
<th>Outputs</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>B</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

Fig.1 Conventional full adder

Different logic styles can be investigated from different points of view. Evidently, they tend to favor one performance aspect at the expense of others. In other words, it is different design constraints imposed by the application that each logic style has its place in the cell library development. Even a selected style appropriate for a specific function may not be suitable for another one. For example, static approach presents robustness against noise effects, so automatically provides a reliable operation. The issue of ease of design is not always attained easily. The CMOS design style is not an efficient for complex gates with large fan-ins. Thus, care must be taken when a static logic style is selected to realize a logic function.

The conventional full adder shown in Fig.1 is a complementary CMOS (C-CMOS) full adder with 28 transistors [4]. It is a combination of PMOS pull up transistors and NMOS pull down transistors [5]. It is well known for its robustness and scalability at low supply voltages. The complementary CMOS logic circuit has the advantages of layout regularity and stability at low voltage due to the complementary transistor pairs and smaller number of interconnecting wires. But its power consumption and transistor count are relatively high for low power arithmetic circuits. In this full adder, interdependence between signals generation (SUM signal relies on the generation of COUT signal) causes the problem of delay imbalance.
Ripple carry adder is built using multiple full adders such as the above discussed conventional full adder. In ripple carry adder each carry bit from a full adder "ripples" to the next full adder. The simple implementation of 4-bit ripple carry adder is shown below. C0 is the input carry, x0 through x3 and y0 through y3 represents two 4-bit input binary numbers.

III. PROPOSED RIPPLE CARRY ADDER

The proposed ripple carry adder is designed using a full adder cell with 18-transisitors based on transmission gate [7]. It uses a novel exclusive-or (XOR) gate. The schematic for this XOR gate is shown in Fig.3.

As a point to note, switch-level simulators have problems with this gate. The operation of the gate is explained as follows:

1. When signal A is high, -A is low. Transistor pair P1 and N1 thus acts as inverter, with –B appearing at the output. The transmission gate formed by transistor pair P2 and N2 is open.

2. When signal A is low, -A is high. The transmission gate formed by transistor pair P2 and N2 is now closed, passing B to the output. The inverter formed by transistor pair P1 and N1 is partially disabled (level reduced B passed to the output by P1, N1).
Thus this transistor configuration forms a 6-transistor XOR gate. By reversing the connections of A and –A, an exclusive-nor (XNOR) gate is constructed [7].

![Fig.4 Transmission gate full adder](image1)

By using four transmission gates, four inverters and two XOR gates, an adder may be constructed according to Fig.4. A xor B and the complement are formed using the transmission gate XOR gate shown in Fig.3. The SUM (A xor B xor Cin) is formed by a multiplexer controlled by A xor B (and complement). Examining the adder truth table reveals that COUT= C when A xor B is true. When A xor B is false, COUT= A (or B). This adder has 26 transistors and equal SUM and COUT delay times.

![Fig.5 Optimized transmission gate full adder](image2)

The number of transistors may be reduced if speed is not the ultimate goal. Two transistors may be eliminated by using an inverter on the output of the XOR gate [7]. In addition with some optimization, the output buffers may be eliminated, as shown in Fig.5.

Thus the proposed ripple carry adder is implemented using optimized transmission gate full adder which is efficient in terms of area.
IV. SCHEMATIC AND LAYOUT

All the above discussed adders are implemented in Cadence EDA tool. The transistor level diagram is implemented using Cadence Virtuoso schematic editor. The optimized layout is built using Cadence Virtuoso Layout Suite.

A. Schematic

The schematic diagram of the conventional full adder and the proposed transmission gate full adder cells are built using PMOS and NMOS transistors with the following specifications. The schematic diagrams of the conventional complementary CMOS (C-CMOS) full adder using 28 transistors and ripple carry adder using it are as shown in Fig. 6.

- Length: 180nm
- Total width: 2μm
- Finger width: 2μm
- Fingers: 1
- S/D metal: 400nm
- Threshold: 800nm

![Fig. 6 Schematic of conventional full adder](image-url)
The schematic diagrams of the proposed optimized transmission gate full adder using 18 transistors and ripple carry adder using it are as shown in Fig.7 and Fig.8 respectively.

![Fig.7 Schematic of optimized TG full adder](image1)

![Fig.8 Schematic of ripple carry adder using optimized TG full adder](image2)

V. SIMULATION AND RESULTS

The simulation results of the conventional full adder and ripple carry adder using it are as shown below in Fig.09 and Fig.10 respectively. The ripple carry adders using conventional and proposed full adder are simulated for the following inputs.

<table>
<thead>
<tr>
<th>A3</th>
<th>A2</th>
<th>A1</th>
<th>A0</th>
<th>B3</th>
<th>B2</th>
<th>B1</th>
<th>B0</th>
<th>Cin</th>
<th>S3</th>
<th>S2</th>
<th>S1</th>
<th>S0</th>
<th>Cout</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td></td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

S3 S2 S1 S0 → 1 1 0 0
Cout → 0
The simulation results of optimized transmission gate full adder with 18 transistors and ripple carry adder using it are as shown below in Fig.11 and Fig. 12 respectively.

The comparison of transistor count, delay and power between all the above discussed full adders is done below.

### Table 2. Transistor count, delay and power comparison between full adders

<table>
<thead>
<tr>
<th>Full adder</th>
<th>Transistor count</th>
<th>Delay</th>
<th>Power</th>
</tr>
</thead>
<tbody>
<tr>
<td>Conventional full adder</td>
<td>28</td>
<td>324.0 ps</td>
<td>18.5μW</td>
</tr>
<tr>
<td>Optimized TG full adder</td>
<td>18</td>
<td>225.5 ps</td>
<td>22.01μW</td>
</tr>
<tr>
<td>Ripple carry adder using</td>
<td>112</td>
<td>350.5 ps</td>
<td>4.324μW</td>
</tr>
<tr>
<td>conventional full adder</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Ripple carry adder using</td>
<td>18</td>
<td>225.5 ps</td>
<td>22.01μW</td>
</tr>
<tr>
<td>optimized TG full adder</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

@IJRTER-2017, All Rights Reserved
VI. CONCLUSION

In this paper two different ripple carry adders have been implemented, simulated, analyzed and compared. A novel full adder designed using 18 transmission gate is presented in this paper that targets low transistor count and area. The characteristics of the adder circuit are compared against conventional complementary CMOS full adder based on the transistor count and delay. The optimized layout is drawn for the proposed full adder cell and the ripple carry adder in Cadence tool using sea of gate arrays concept. Thus we have implemented a ripple carry adder which is optimized in terms of transistor count and area and is more efficient than the ripple carry adder using conventional complementary CMOS full adder.

REFERENCE
