INTERNATIONAL JOURNAL OF RECENT TRENDS IN ENGINEERING & RESEARCH
Impact Factor 4.101 ISSN -2455-1457
RECENT ADVANCES IN ELECTRONICS & COMMUNICATION ENGINEERING (RAECE-2K17)

HIGH SPEED AND LOW POWER FLASH ADC USING THRESHOLD INVERTER QUANTIZATION TECHNIQUE

Ms.G.Jhansi, Assistant Professor, NNRES
Ms.SH.Shafiya, Assistant Professor, NNRES
Mr.P.Raju, Assistant Professor, NNRES

ABSTRACT

Now a days low power and low voltage requirements becoming more important issues as the channel length of the MOSFET shrinks so below levels. For improvement of power and speed in an analog to digital converter major building block is a comparator. This paper presents a design of 4-bit low power flash ADC for system-on-chip applications using Threshold Inverter Quantization (TIQ) comparators. The technique threshold inverter quantization uses two cascaded CMOS inverters as a comparator that eliminates the requirement of resister or capacitor ladder circuit. Threshold inverter quantization provides high speed, low power, and smaller area. TIQ also eliminates the requirement of high gain differential input voltage comparator that are inherently more compound and slower than digital inverters. TIQ based flash ADC also eliminates the need of reference voltages, which require a resister ladder circuit. In the TIQ based flash ADC the reference voltage is internally generated by the circuit that is threshold voltage is used as a reference voltage for comparing the input voltage and produce the thermometer code. An efficient thermometer to binary converter has been designed using transmission gate based on 2*1 multiplexer. Power consumption reduced as per accordance to threshold voltage and for high speed transistor size must kept small.

KEYWORDS: ***Threshold inverter quantization, Comparator, ADC, Low power.***

INTRODUCTION

Analog to digital converter plays important role in design of mixed signal, system on chip and signal processing applications. There are various types of ADCs. Depending on ADC's speed ADC's are classified in three categories - Low speed serial ADC, Medium speed ADC, and High speed ADC. The serial ADC operates at lower conversion speed but having high resolution. High speed ADC operates at high speed. Now depending upon various

topologies the ADCs are classified as Flash ADC, Sigma delta ADC, Successive approximation ADC. The speed of ADC is affected by the solid state technology used to implement the converter. There are three types of solid state technologies available for high speed ADC implementation; CMOS technology, the bipolar technology, and the gallium arsenide (GaAs) technology. The CMOS technology allows a high density of logic functions on a chip and also CMOS technology is used technology is widely used technology to be implemented in VLSI. The GaAs technology is fastest of the three technology and the CMOS technology is the slowest of three technology. The ultrafast ADCs are implemented with Flash type using GaAs technology, but the GaAs technology is not compatible with Si CMOS technology, by which it is difficult to realize the SOC Applications. The bipolar technology allows faster operation and it is compatible with CMOS technology but it needed more processing steps and higher cost than the standard CMOS technology. Due to all these reasons here a new technique i.e. TIQ comparator is introduced here which provide higher speed and compatible with current CMOS technology. The main advantage of TIQ techniques is it has simpler speed and eliminates the resister ladder circuit requirement as in conventional ADC which increases its speed and decreases area.

Flash ADC

The Flash ADC is known as fastest ADC among all the ADC. It is also known as parallel type ADC because of its parallel architecture. It converts data parallely simultaneously so it has high speed of conversion. The flash ADC comprises of two basic building blocks i.e. comparator and encoder. Comparator block compares the input voltage with reference voltage and generates thermometer code. The encoder block converts the thermometer code into digital output values. The flash ADC requires 2^n-1 different size comparators for generation of thermo code. Here 'n' is the number of bits or resolution. The size of transistor is varied as length or width of transistor is change. One of the most important feature of flash ADC is high power consumption and large chip area. The power dissipation increases with the speed and resolution i.e. higher power is consumed at higher speeds. But it is desirable that to design high speed ADC with less power dissipation.



Fig 1:4-bit flash ADC schematic

TIQ Comparator

A comparator is the heart of an ADC circuit. The main work of a comparator is to compare input voltage with reference voltage and generate thermo code. The TIQ comparator is basic CMOS inverter which comprises of two inverter stage, in which first stage works as a comparator and the second inverter stage works as gain booster, which increases the voltage gain of comparator and manages the propagation delay in balance. The second stage is exactly same as first stage to maintain the same DC threshold level and to keep the linearity in balance for voltage variations of high frequency inputs. A TIQ comparator is different from differentia l comparator only due to its reference voltage. The differential comparator utilizes the external reference voltage 'V_r' using resistor ladder circuit, however the TIQ comparator sets reference voltage internally on the basis of transistor size.



Fig 2:TIQ Schematic

Encoder

An encoder is a device that converts information from one format to another for purpose of standardization, speed or compressions. A simple encoder assigns a binary code to an active input line. For an ADC an encoder is a circuit that converts the thermometer code into the binary code. Thermometer to binary encoder can be implemented by various approaches e.g. Fat tree, ROM type, logic based, multiplexer based. Among various types of encoders multiplexer based encoder requires less hardware and shorter critical path. A multiplexer is the circuit that gives single output as per accordance to multiple inputs. Here the 2*1 multiplexer based encoder is used. The multiplexers used are designed using transmission gates for better accuracy. A 2*1 multiplexer is the circuit which

having 2 input lines and one output line with single select line.



Fig 3:Multiplexer schematic

RESULTS

The comparator compares the voltage with internally generated reference voltage. Comparator gives output as logic high(i.e. 1), when input voltage (V_{in}) is greater than the reference voltage and the comparator gives output as logic low (i.e. 0) when input voltage (V_{in}) is less than the reference voltage.



Fig 5:Parametric Analysis of TIQ Comparator



Fig.6: Output of 04-Bit Flash ADC



Conclusion

Here a simple and fast 04-bit **f**lash ADC architecture has been implemented with new

comparator style that uses two cascaded inverters i.e. known as Threshold Inverter Quantization (TIQ) and 2*1 multiplexer logic based encoder. Flash ADC provides higher data sampling rate and operates at low voltage and also low power consumption. This design is suitable for System-On-chip (SOC) applications. All the simulations are carried out by Symica DE with 90nm process technology.

REFERENCES

[1] Choe, M., B. Song, and K. Bacrania. "An 8-b 100 MSample/s CMOS Pipelined Folding ADC". IEEE Journal of Solid-State Circuits, 36(2):184{194, February 2001.

[2] Daegyu Lee, Jincheol Yoo, and Kyusun Choi "Design Method and Automation of Comparator Generationfor Flash A/D Converter" Department of Computer Science & Engineering,The Pennsylvania State University, University Park, PA 16802.

[3] Dalton, D., Spalding, G. J., Reyhani, H., T. Murphy, K. Deevy,Walsh, and P. Gri_n. "A 200-MSPS 6-bit Flash ADC in 0.6-_m CMOS". IEEE Transactions on Circuits and System II, 45(11):1433{1444, November 1998.

[4] Donovan, C. and Flynn, M. P. 2002. "A `Digital' 6-bit ADC in 0.25 _m CMOS. *IEEE Journal of Solid-State Circuits*", 37(3):432{437, March 2002.

[5] Fayomi, C. J. B., G.W. Roberts, and M. Sawan. "A 1-V 10-bit Rail-to-Rail Successive Approximation Analog-to-Digital Converter in Standard 0.18 _m CMOS Technology". In IEEE International Symposium on Circuits and Systems, volume 1, pages 460{463, 2001.

[6] Ila Gupta1, Neha Arora, Prof. B.P. Singh "Simulation and Analysis of 2:1 Multiplexer Circuits at 90nm Technology" International Journal of Modern Engineering Research (IJMER), Vol.1, Issue.2, pp-642-646 ISSN: 2249-6645.

[7] Kalpana Chaudhary, R. B. Singh "Study of a 3-bit CMOS flash ADC utilizing Threshold Inverter Quantization technique".IJSRD - International Journal for Scientific Research & Development| Vol. 2, Issue 03, 2014.

[8] Kwok, P. T. F. and Luong. H. C. 2001. "Power Optimization for Pipeline Analog-to-Digital Converter". IEEE Transactions on Circuits and System II, 46(5):549{553, May.

[9]Liyaqat Nazir, Roohie Naaz Mir, Najeeb-ud-din Hakim "A 4 GS/s,1.8 V Multiplexer encoder based Flash ADC using TIQ Technique." 2014 International Conference on Signal Processing and Integrated Networks.

[10]Neha Prabhat, Amana Yadav "A Review of Low Power Flash ADC Using Different Comparator Styles & Design Techniques".ISSN(Online): 2320-9801ISSN (Print) : 2320-9798 International Journal of Innovative Research in Computer and Communication Engineering.

[11]Oktay Aytar and Ali Tangel "Employing threshold inverter quantization (TIQ) technique in designing 9-Bit folding and interpolation CMOS analog-to-digital converters (ADC)". Scientific Research and Essays Vol. 6(2), pp. 351-362, 18 January, 2011.DOI: 10.5897/SRE10.793 ISSN 1992-2248 ©2011.

[12]Pradeep Kumar, Amit Kolhe, "Design and Implementation of LowPower 3-bit Flash ADC in 0.18μm CMOS," International Journal of Soft Computing and Engineering(IJSCE), ISSN: 2231-2307, Volume-I,Issue-5, November 2011.