

Novel technique for Designing of HRPX and HMPE based totally opposite Converter for more desirable Pace and location

K.Purushotham

*Assistant Professor, ECE Department
ISL Engineering College
Hyderabad, India*

Bandari Nagaraju

*Assistant Professor, ECE Department
ISL Engineering College
Hyderabad, India*

Abstract—The reverse converter is the important aspect in the Residue wide variety primarily based arithmetic systems. The Residue quantity device presents high speed packages. Consequently it may be implemented to huge variety of fields. The digital systems will function with the virtual number structures. To facilitate Residue arithmetic conversion mechanism in between the two structures is required. To attain this converters ahead and reverse are employed. This paper gives a new form of layout parallel prefix called HRPX and HMPE which centers higher change off as compared to the carry propagate adders in the advance systems. This converter is designed using Verilog HDL and RTL description is synthesized in Xilinx ISE13.1

Keywords—*ahead converter, Modulo arithmetic, Hybrid parallel prefix community, BEC logic*

I. INTRODUCTION

The residue quantity system will impact all virtual structures with its high pace characteristic. The residue wide variety Mathematics operations are completed in parallel and which are almost delivering free. The residue variety systems generally employed in programs like virtual signal processing and cryptography. To facilitate this high pace feature to all virtual gadget we need a conversion mechanism in between the virtual and residues. The converter plays important function at some stage in this problem. There are conversions as binary to residue vice versa. The ahead will convert binary range device to the residue wide variety later the specified operation might be done at the residues then once you have required end result. The end result once more has to convert again to the digital wide variety system. This is completed with the opposite converter. To hire the use of Residue variety gadget within the hardware we want to include those converters. The design of forward converter is simple and fast. The design of opposite converter is complex and needs longer postpone. To avoid this longer put off and machine complexity we aimed toward designing of the green opposite converters. Inside the procedure we followed two processes introducing new formulas which make layout simple and introducing new formulas such that existed formulas will be simplified to

make simple design. This approach is permitting us to apply conventional adders inclusive of ripple bring adder, bring look beforehand adder, and deliver save adder and parallel prefix adders. Among all adders provided having least performance in phrases of area, delay and complexity. The Ripple convey adders having easy layout but when the quantity of bits is growing which in flip produce longer propagation put off. The parallel prefix adders having excessive velocity but they may be vicinity and energy inefficient on this undertaking we have got designed the Hybrid parallel prefix community which having accurate trade-off in between the vicinity and delay. They may be described in element in subsequent chapter.

II. LITERATURE REIVIEW

The Residue range device obviously will have forward and reverse conversion regulations, residue mathematics units are the key additives for this system. The opposite converter layout is now modular manner and its miles extra complex. To make design possible we ought to concentrate on the 2 top concerns are moduli set selection and manner of converting set of rules, selecting factors will yields green layout. further to them the choice hardware modules are also affects the converter layout such as though we pick an ripple deliver adder which is having massive postpone, if we pick parallel prefix adders which having huge area and electricity intake which degrades the overall performance of the converter. To carry out conversion earlier we added few converters are Converter with convey store adder lags in velocity. The deliver propagate adder based converter is offered right here which is less complex. The range of residues is growing the convey has to propagate from one stage to every other degree to compute the sum which in turn induces postpone. To improve the velocity high pace parallel prefix adder's converter are added. These will produce the bring on the proceeding degree such that it'll immediately compute the sum from the bring effects that are acquired in previous degree. These adders would require extra power and greater region with compared to previous converters. So we need a converter such that optimizes needs minimal place and appropriate quantity of pace. We've delivered new parallel prefix converters which are green in vicinity with in comparison to

the prefix adders and speed green with in comparison to the convey propagate adders based converter. We're designing a converter that's optimized in area and pace with compared to the current converters.

III. NOVEL PARALLEL PREFIX COMPONENTS

The opposite converters which can be designed with RCA already have discussed that having the effect when there's the boom in number of residues which complicates the Velocity. To improve the overall performance delivered parallel prefix adders which in turns increase the rate but while range of operands is growing, there is a logarithmic increase within the quantity of prefix levels computation which in turn increases the area and energy. The reverse converter normally several adders and in the one is outstanding which required on the last stage inside the converter used for binary illustration. The adders that are commonly have big quantity of bits, this adders parameters and performance will suggests principal effect at the complete converter performance. This need to be cautiously designed. We are able to preserve one of the operand making uses of for this adder is as regular such that lower the computation effect of this elegance of converter. We might also deduce one lemma: this proposes that one of the operand that is making use of for the CPA4in the converter is always constant and that equals to 1's which might be of 2n+1 bits we will prove this through considering Ripple deliver adder in converter really which performs subtraction of 4n+1 bits operands those are named P, T from the block diagram of the converters. This can additionally produce result S.




Fig 1: HRPX Module

$$S = P - T$$

This can be completed by means of the making one's praise and adding one such that we are able to apply it to the adder as below

$$S = P + \overline{T} + 1$$

The P, T are the operands with 4n+1 and 2n+1 bits binary vectors. Hence we can represent as

$$P = P_{4n}, P_{4n-1}, \dots, P_0$$

$$T = T_{2n-1}, \dots, T_1, T_0$$




Fig 2: HMPE Module




Fig 3: Modified Excess one unit

There are 2n+1 range of one's within the T which has nearly equal to the 1/2 of the variety inside the 4n+1 bits. The above lemma suggested that it's miles having operations one is addition of P and T then the end result has to beaded with sequence of 2n 1's. The first part of the 2n+1bit addition can be completed via the any parallel prefix shape and different part of the addition is carried out by means of the RCA network with simple amendment to keep away from deliver propagation. The amendment is XNOR /or network of complete adder because of the regular operand. The HRPX structure used to perform 4n+1 bit addition as above. It consists of 2n+1 bit addition with the aid of the preferred prefix community followed via the XOR/OR community. Right here we can ignore carry propagation network such that speed manageable.

The reverse converter additionally comprise 2d modulo addition that's commonly achieved with the bring propagate adder with give up across the delivery of 2n-1 bit addition. This adder can have twin illustration for zeros. The actual converter will only have one 0 illustration for 0. To avoid this we need to use an additional good judgment which in turns increases the postpone of the community. The binary extra one network will be used to obtain single representation. we will use prefix community to boom the pace however increases the vicinity and electricity because of the recursive method for generating generate and propagate indicators and also require one more prefix network to generate deliver alerts and one adder community to compute sum. Due to the second prefix community vicinity and power are increasing. In proposed model we will keep away from summing unit we use modified extra one unit alongside the prefix community resulted structure is called Hybrid

modular parallel prefix excess one adder (HMPE). The HMPE network will have two modules as prefix network and excess one adder. The prefix community so one can have two inputs and compute addition in order to be conditionally incremented via the use of changed extra one community based totally on the manage alerts.




Fig 4: Modified Design of Converter

IV. OPPOSITE CONVERTER DESIGN

Before describing about the proposed converter we will have a glance on the present converters. There are several converters for different moduli sets which can be categorized into 3 types. Set of tree deliver store adders' together paperwork first category. Set of a convey store timber and bring propagate adders will collectively with a last degree adder subtractor will form 2nd class, the 1/3 form of converters are of moduli set which are greater than bits 2n and 2n+1 bits. In this proposed approach we have designed the second one method of converter by using HRPX and HMPE modules as opposed to the bring propagate adder quit around deliver in the set of rules.

In this undertaking we've got aimed toward lowering speed and area such that we're deciding on the modules such that adjusting the tradeoff among the area and pace. The bring propagate adder with give up round carry which performs 2n+1 addition are replaced with the HMPE modules. The adder and sub tractor which plays 4n+1 bit subtraction also completed by means of the huge bit CPA is likewise replace HRPX module. Now this layout makes efficient improvement in region and pace.

V.SIMULATION RESULTS



In this paper we are presenting the brand new technique for designing of reverse converter the usage of Hybrid parallel prefix modular extra one adder and Hybrid modular parallel prefix adder for subtraction at the final level. in this undertaking we've got considered the price of n=4 for that we designed the whole converter for

current converter the use of convey propagate adder with cease round deliver and bring keep adder version ,The proposed converter with Novel adders are designed using Verilog hardware description language. Then that RTL description is synthesized in Xilinx ISE 13.1. It is also simulated by for positive values of residue inputs are x1, x2, x3, x4 and the final cost we will get in phrases of the Binary cost is represented as X. The synthesis reports are proving that proposed converter having higher change of between location and velocity of the converter.

For testing the converter we gave inputs as
 $X1 = 4'b1000 = (8)_{10}$
 $X2 = 8'b000001001 = (9)_{10}$
 $X3 = 4'b1010 = (10)_{10}$
 $X4 = 4'b1010$ and Result is $X = (589195)_{10}$

Table 1 Comparison of Delay

Parameter	Delay
Existing converter	14.319ns
Proposing converter	10.331ns



VI.CONCLUSION

The Residue quantity system with a purpose to increase the speed of arithmetic units, for that we need to use ahead and reverse converters. The proposed converter is aimed to make change of among the area and pace of the comparator for more desirable performance. To design this converter we introduce the new hybrid adder components if you want to decorate the performance. The

proposed converter is RTL description is written Verilog HDL. The description is synthesized and simulated in Xilinx ISE13.1 the synthesis reports received are proving that proposed converter has higher change between the regions and velocity with in comparison to the current converter.

VII. REFERENCES

- [1] Azadeh Alsadat Emrani Zarandi, Amir Sabbagh Molahosseini, Mehdi Hosseinzadeh, Saeid Sorouri, Samuel Antão, and Leonel Sousa "Reverse Converter Design via Parallel-Prefix Adders: Novel Components, Methodology, and Implementations" a *IEEE Transactions On Very Large Scale Integration (VLSI) Systems*, Vol. 23, No. 2, February 2015
- [2] Amir Sabbagh Molahosseini, Keivan Navi, Chitra Dadkhah, Omid Kavehei, and Somayeh Timarchi "Efficient Reverse Converter Designs for the New 4-Moduli Sets Based on New CRTs" ,*IEEE Transactions On Circuits And Systems I: Regular Papers*, Vol. 57, No. 4, April 2010
- [3] C. H. Vun, A. B. Premkumar, and W. Zhang, "A new RNS based DA approach for inner product computation," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 60, no. 8, pp. 2139–2152, Aug. 2013.
- [4] S. Antão and L. Sousa, "The CRNS framework and its application to programmable and reconfigurable cryptography," *ACM Trans. Archit. Code Optim.*, vol. 9, no. 4, p. 33, Jan. 2013
- [5] A. Omondi and B. Premkumar, *Residue Number Systems: Theory and Implementations*. London, U.K.: Imperial College Press, 2007.
- [6] B. Parhami, *Computer Arithmetic: Algorithms and Hardware Designs*, 2nd ed., New York, NY, USA: Oxford Univ. Press, 2010.
- [7] J. Chen and J. Hu, "Energy-efficient digital signal processing via voltage over scaling-based residue number system," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 21, no. 7, pp. 1322–1332, Jul. 2013.
- [8] K. Navi, A. S. Molahosseini, and M. Esmaeildoust, "How to teach residue number system to computer scientists and engineers," *IEEE Trans. Educ.*, vol. 54, no. 1, pp. 156–163, Feb. 2011.
- [9] Y. Wang, X. Song, M. Aboul hamid, and H. Shen, "Adder based residue to binary numbers converters for $(2n - 1, 2n, 2n + 1)$," *IEEE Trans. Signal Process.*, vol. 50, no. 7, pp. 1772–1779, Jul. 2002
- [10] L. Sousa and S. Antao, "MRC-based RNS reverse converters for the four-moduli sets $\{2n + 1, 2n - 1, 2n, 22n + 1 - 1\}$ and $\{2n + 1, 2n - 1, 22n, 22n + 1 - 1\}$," *IEEE*

